I : Can you diagramatically explain me the Timing paths in a Chip
J : Sure…
Hi The interview is moved to the below mentioned location, please visit.
Static Timinig Analysis Part 2 continued
static timing analysis Mock interview : Part II
January 2, 2008 · 2 Comments
Categories: Uncategorized
Tagged: ASIC, asic design, chip, chip jobs, chipdesign, vlsi, vlsijobs
2 responses so far ↓
Static Timing Analysis Mock Interview : Part 3 « my thoughts about VLSI/ASIC/Life/God… // May 8, 2008 at 10:09 am |
[...] ← static timing analysis Mock interview : Part II Static Timing Analysis Mock Interview : Part 4 [...]
Static Timing Analysis Mock Interview : Part 4 « my thoughts about VLSI/ASIC/Life/God… // May 8, 2008 at 10:15 am |
[...] http://chipdesignart.wordpress.com/2008/01/02/static-timing-analysis-mock-interview-part-ii/ [...]