AIM : To reduce the EDA cost , what i will look for? let me start listing down
- Let me list down the projects, respective project owners, Geographical location
- List down the tools, version, EDA vendor, number of licenses
- work with the EDA vendor to check the cost say based on usage or fixed for fortnight model, which suits my projects
- Mechanism to monitoring user information, geo graphical location, tools, usage time.
- Setting up a maximum number of license a user can have at a time
- set some trigger mechanism to send automatic mails, to know in case of any user exceeds limit of licenses
- in case of using many point-tools at different stages of chip development, work with a model from the EDA to consolidate say vendor consolidation, to get discounts.
- set up a team to perform tool-benchmarking to work with the design’s and aid suggestions whether the tool meets their specification
- check up setups or variables to be used , so that in case of any license hang-ups, then takes immediate actions to kill the job or suspend and resume kind of stuff.
- Work with the EDA tool vendor in case of any tool-bug and ensure that the next version of the tool comes with a production worthy.
For further reading related to chip design articles
0 responses so far ↓
There are no comments yet...Kick things off by filling out the form below.